

# Nintendo DS/DSi-Compatible/DSi Game Card Manual

Version 2.00

**The content of this document is highly confidential  
and should be handled accordingly.**

**Confidential**

These coded instructions, statements, and computer programs contain proprietary information of Nintendo and are protected by national and international copyright laws. They may not be disclosed to third parties or copied or duplicated in any form, in whole or in part, without the prior written consent of Nintendo.

## Table of Contents

1	Introduction .....	5
1.1	Block Diagram.....	5
2	Composition .....	6
2.1	ROM.....	6
2.1.1	Types of ROM .....	6
2.1.2	Memory Map .....	7
2.1.2.1	DS Card.....	7
2.1.2.2	TWL-Compatible Card and TWL Card .....	10
2.2	Backup Memory .....	18
2.2.1	Lineup.....	18

## Figures

Figure 1-1	Card Block Diagram.....	5
Figure 2-1	Memory Map for 64 Megabits (When Reading DS Card ROM with a DS Unit or TWL Unit) .....	8
Figure 2-2	Memory Map for 1 Gigabit (When Reading DS Card ROM with a DS Unit or TWL Unit) .....	9
Figure 2-3	Memory Map for 256-Megabit (When Reading TWL-Compatible Card ROM with a DS Unit) ....	11
Figure 2-4	Memory Map for 256-Megabit (When Reading TWL-Compatible Card or TWL Card ROM with a TWL Unit).....	13
Figure 2-5	Memory Map for 1-Gigabit (When Reading TWL-Compatible Card ROM with a DS Unit) .....	15
Figure 2-6	Memory Map for 1-Gigabit (When Reading TWL-Compatible Card or TWL Card ROM with a TWL Unit).....	17

## Tables

Table 2-1	Features of Each ROM Type (DS Card ROM) .....	6
Table 2-2	Features of Each ROM Type (TWL-Compatible Card/TWL Card ROM).....	6
Table 2-3	Lineup of Backup Memory Devices.....	18

## Revision History

Version	Revision Date	Description
2.00	2008/10/07	Added information about TWL. Deleted section 2.1.2 ROM Registration Data. Now Memory Map is section 2.1.2. Deleted 2G-bit memory chip from section 2.1.2 Memory Map. Added 1M-bit to EEPROM in section 2.2.1 Lineup.
1.05	2008/02/20	Changed the description of 8-megabit flash in section 2.2.1 Lineup.
1.04	2008/02/19	Added information about 2-gigabit ROM. Added a description about flash memory of 8 megabits or larger to section 2.2.1 Lineup. Deleted FRAM from section 2.2.1 Lineup.
1.03	2006/12/14	Revised section 2.1.2 ROM Registration Data. Added a description of the difference in manufacturer codes. Added a specific market region for China and Korea. Changed the ROM version in figures and changed the color separation from GEN to RSF.
1.02	2006/06/19	Overall document: <ul style="list-style-type: none"> <li>Added information about 1gigabit ROM.</li> </ul> In section 2.1.2 ROM Registration Data: <ul style="list-style-type: none"> <li>Added items about reserved memory region: reserved region -&gt; ARM9/ARM7 module, parameter addresses.</li> <li>Different colors are used to indicate different methods of setting data.</li> </ul> In section 2.2.1 Lineup: <ul style="list-style-type: none"> <li>Changed the guaranteed number of writes and the time required to write for the 4-megabit flash memory.</li> <li>Added 8-megabit to flash memory.</li> </ul>
1.01	2005/10/17	In section 2.2.1 Lineup: <ul style="list-style-type: none"> <li>Changed the EEPROM data storage period from 40 years to 10 years.</li> <li>Deleted mention of a scheduled release of 512-kilobit EEPROM in the second half of 2005. It is available now.</li> <li>Added 4-megabit flash memory.</li> <li>Deleted mention of a scheduled release of FRAM in the second half of 2005. It is available now (consultation required regarding delivery time).</li> <li>Changed the number of guaranteed rewrites.</li> </ul>
1.00	2005/07/01	Initial version.



## 2 Composition

The Game Card consists of the read-only memory (ROM) and the backup memory.

### 2.1 ROM

#### 2.1.1 Types of ROM

There are two types of ROM: mask ROM and one-time PROM. The `makerom/makerom.TWL` settings file (ROM specification file) specifies the kind of ROM image that will be created. In addition,

- `makerom` in NITRO SDK version 2.1 and earlier always creates mask ROM.
- Only the mask ROM can be selected for a 64-megabit capacity ROM.
- Support for the mask ROM is not planned for ROMs whose capacity is 1 gigabit or larger.
- For the TWL-Compatible Card and TWL Card, only the one-time PROM type can be selected, regardless of capacity.

Features of the two types of ROM are shown in Table 2-1 and Table 2-2.

**Table 2-1 Features of Each ROM Type (DS Card ROM)**

	Mask ROM	One-Time PROM
Transfer Rate	5.99 MB/sec	1.52 MB/sec
Capacity	64 megabits 128 megabits 256 megabits 512 megabits	128 megabits 256 megabits 512 megabits 1 gigabit 2 gigabits
Page Size	512 bytes	
Feature	Fast transfer rate	Short delivery times for repeat deliveries

**Table 2-2 Features of Each ROM Type (TWL-Compatible Card/TWL Card ROM)**

	One-Time PROM
Transfer Rate	1.52 MB/sec
Capacity	256 megabits 512 megabits 1 gigabit 2 gigabits
Page Size	512 bytes
Feature	Has region that only a TWL unit can read

Notes on transfer rate:

- These theoretical values exclude overhead.

Although the transfer rate depends on the program, the difference between transfer times in the program will not be as large as the difference between the transfer rates shown in Table 2-1.

- If one-time PROM is specified for the RSF, the production could use the one-time PROM as well as the mask ROM. However, the transfer rate will always be that of the one-time PROM.

For the capacity limit of 1- and 2-gigabit ROMs:

- The last 20 megabits of a 1-gigabit (1024-megabit) ROM cannot be used. Be sure to fill this region with `0xff`. Access to this region is prohibited.
- The last 40 megabits of a 2-gigabit (2048-megabit) ROM cannot be used. Be sure to fill this region with `0xFF`. Access to this region is prohibited.

TWL-Compatible Cards:

- There is a region in the TWL-Compatible Card ROM that can be read with a TWL unit but not with a DS unit. See section 2.1.2 Memory Map for details.

## 2.1.2 Memory Map

---

The memory map differs according to the Game Card type.


### 2.1.2.1 DS Card

The memory map for the DS Card ROM is the same for DS units and TWL units.

- Figure 2-1 and Figure 2-2 provide examples of the memory map for a 64 megabits and a 1 gigabit, respectively.
- The address value of the game region's upper limit depends on the card's ROM capacity.

The game region capacity is expressed as follows:

$$\text{Game region capacity} = \text{ROM total capacity} - 32 \text{ KB}$$


**Figure 2-1 Memory Map for 64 Megabits (When Reading DS Card ROM with a DS Unit or TWL Unit)**

For 1-gigabit or larger, the address value of the game area's upper limit is distinct from ROMs of other capacities.

The 1-gigabit game region capacity is expressed as follows:

$$\text{Game region capacity} = \text{ROM total capacity} - 32 \text{ KB} - 2560 \text{ KB}$$




**Figure 2-2 Memory Map for 1 Gigabit (When Reading DS Card ROM with a DS Unit or TWL Unit)**

### 2.1.2.2 TWL-Compatible Card and TWL Card

The TWL-Compatible Card and TWL Card ROM places a header 2 region, security 2 region, and game 2 region after the game region. The game 2 region can be read only by the TWL unit. The Nintendo DS cannot read it. See the `makerom.TWL` reference for details on the placement method. The header 2 region start address is automatically set to 4-megabit units when the ROM image is created.


- Figure 2-3 and Figure 2-4 provide examples of the memory map for 256 megabits.
- Figure 2-5 and Figure 2-6 provide examples of the memory map for a 1 gigabit.
- The game region capacity is expressed as follows:

*Game region capacity = ROM total capacity – 32 KB – 28 KB – game 2 region capacity*

**Figure 2-3 Memory Map for 256-Megabit (When Reading TWL-Compatible Card ROM with a DS Unit)**

- When reading with a TWL unit, both the game region and game 2 region can be read.
- The total capacity of the game region and game 2 region is expressed as follows:


*Game region and game 2 region capacity = ROM total capacity – 32 KB – 28 KB*

**Figure 2-4 Memory Map for 256-Megabit (When Reading TWL-Compatible Card or TWL Card ROM with a TWL Unit)**

Again, for ROM, with 1-gigabit or larger, the address value of the game 2 region's upper limit is distinct from ROMs of other capacities.

The 1-gigabit game 2 region capacity is expressed as follows:

$$\text{Game region capacity} = \text{ROM total capacity} - 32 \text{ KB} - 28 \text{ KB} - \text{game 2 region capacity} - 2560 \text{ KB}$$


**Figure 2-5 Memory Map for 1-Gigabit (When Reading TWL-Compatible Card ROM with a DS Unit)**

When reading with a TWL unit, both the game region and game 2 region can be read.

The total capacity of the game region and game 2 region is expressed as follows:

*Game region and game 2 region capacity = ROM total capacity – 32 KB – 28 KB – 2560 KB*



**Figure 2-6 Memory Map for 1-Gigabit (When Reading TWL-Compatible Card or TWL Card ROM with a TWL Unit)**

## 2.2 Backup Memory

### 2.2.1 Lineup

Table 2-3 presents the lineup of backup memory devices.

**Table 2-3 Lineup of Backup Memory Devices**

Type of Memory	Capacity	Page Size	Number of Guaranteed Rewrites	Required Time for Rewrite (1 byte - 1 page)	Data Storage Period
EEPROM <sup>4</sup>	4 kilobits	16 bytes	1 million	5 ms	10 years
	64 kilobits	32 bytes			
	512 kilobits	128 bytes			
	1 megabit	256 bytes			40 years
Flash Memory <sup>4</sup>	2 megabits	256 bytes	100,000 (10,000) <sup>1</sup>	25 ms <sup>2</sup> 300 ms <sup>3</sup>	20 years
	4 megabits				
	8 megabits		100,000	25 ms	

<sup>1</sup> 10,000 represents the guaranteed number of rewrites that require 25 ms each.

<sup>2</sup> Represents the guaranteed time for devices that have fewer than 10,000 total rewrites.

<sup>3</sup> Represents the guaranteed time for devices that have more than 10,000 but fewer than 100,000 total rewrites.

<sup>4</sup> If high-capacity 1-megabit EEPROM or high-capacity (8-, 16-, 32-, or 64-megabit) flash memory is required, please contact [support@noa.com](mailto:support@noa.com).

The following points apply to rewrite units.

- EEPROM internally maintains a one-page buffer, and rewrites are executed in chunks that range from 1 byte to one page in size.
- Flash memory internally maintains a one-page buffer, and rewrites are executed in units of one page (for flash memory whose capacity ranges from 2 to 16 megabits).

Additional notes:

- For 32- and 64-megabit flash memory, data is erased in blocks (writing is possible in chunks as small as 1 byte).
  - 32-megabit flash: 4 KB/block
  - 64-megabit flash: 64 KB/block

Do not write programs that depend on erasure time. Because erasure time will be affected by individual variation among memory devices, this way of programming could lead to malfunction or the programs running out of control.

All company and product names in this document are the trademarks or registered trademarks of the respective companies.

© 2005-2008 Nintendo

The contents of this document cannot be duplicated, copied, reprinted, transferred, distributed, or loaned in whole or in part without the prior approval of Nintendo.